top of page


The Vector Register File was a Bipolar memory array with a large "cross-bar" mux
​
My responsibility was the 16 sub-arrays and I/O slice logic
​
We published an article about the design in the Digital Technical Journal in 1990
NOTE: Essentially, this facility was the result of digital buying Trilogy Systems located in Cupertino, CA which intended to build extremely large SOC's. It was a very exciting "start-up" during the 80's with big dreams of creating the world's first Wafer-Scale-Integration chip.
bottom of page